## Lowering the Overhead of Nonblocking Software Transactional Memory

Virendra J. Marathe Michael F. Spear Christopher Heriot Athul Acharya David Eisenstat William N. Scherer III Michael L. Scott



## Background


- Hardware support for managed code STMs is a daunting task
- C/C++ users need a fast nonblocking STM library
- The larger community needs STM libraries that are free and unencumbered by license restrictions
- RSTM: a fast, free, pthreads STM library



# Outline

- Reducing indirection
- Limiting heap use
- Fast, flexible conflict detection
- Performance
- Future work
- Conclusions






- Basic DSTM / ASTM / SXM organization
  - Adds 2 levels of indirection
  - Adds 3 pointer dereferences to access data
    - Up to 4 cache misses to determine valid version



Lowering the Overhead of Nonblocking STM



- Adds up to 2 levels of indirection
- Adds up to 3 dereferences
  - Unacquired objects: 1 dereference
  - Committed owner: 2 dereferences
  - Aborted owner: 3 dereferences


4 cache misses only on dirty, aborted owner



Lowering the Overhead of Nonblocking STM


## **Reusing Heap Objects**

- Reference counting descriptors risks a cache miss on every decrement
- At transaction end, RSTM cleans up all pointers to the descriptor
  - If abort, install clean header pointing to old object
  - If commit, install clean header pointing to new object
  - Most headers will be in cache
  - Appropriate data objects marked for lazy reclamation



### Preallocation

- Initial read/write sets are fields in descriptor
  - Dynamic allocation only if set > 64 items
- Sets optimized for iteration
  - Every method that may do a lookup also does a full validation
  - Predict result of lookup, then verify it during the validation
  - High locality during iteration
  - Similar to McRT's Sequential Store Buffers [PPoPP 06]




## **Conflict Detection**


- "Eager" and "Lazy" acquire are straightforward
- What about "Visible" readers?
  - Saves validation overhead, allows writer-reader arbitration
  - Typical implementation is as field in locator; visible reader list is modified atomically as part of header
    - Increases heap use and takes time to get memory, construct locator, and CAS it in
- Simpler solution via bitmap
  - Limits # visible readers

'NIVERSITY OF

- Allows (rare) spurious aborts
- No memory management required



## **RSTM Visible Readers**






Lowering the Overhead of Nonblocking STM

## **RSTM Performance**


- Tests conducted on 16-processor SunFire 6800
- Always outperforms Java ASTM
- C++ ASTM implementation shows that language is less important than metadata and conflict detection policy
- No single conflict detection policy is best




#### HashTable (embarrassingly parallel)




#### **RBTree (some conflicts)**



### LFUCache (no parallelism)



#### RandomGraph (torture test)



## **Future Work**

- Adaptation between lazy and eager, visible and invisible
  - Architectural implications...Intel Xeon, Sun Niagara have very different CAS overheads
- Avoiding validation with heuristics
- Mixed invalidation
- Hardware assistance



## Summary

- Better metadata organization reduces cache misses
- Limiting dynamic memory management helps
- Conflict detection is workload dependent
- Download RSTM for SPARC/Solaris at <u>http://www.cs.rochester.edu/research/synchronization/rstm/</u>

(check back soon for x86/Linux version)



## **Supplemental Material**



#### **Linked List with Early Release**

